Welcome![Sign In][Sign Up]
Location:
Search - max plus

Search list

[Other resourcecpusourcecodeusingmaxplus

Description: 一个用max+plus II写的很小的源码。简单但对初学还行吧-max plus one with a small II was the source. Simple but for beginners it is also OK
Platform: | Size: 926 | Author: | Hits:

[OtherVHDL-FPGA-clock

Description: FPGA数字钟的设计,用VHDL语言编程,max+plus仿真,可在实际电路中验证-FPGA design, VHDL programming, max plus simulation, in the actual circuit verification
Platform: | Size: 269899 | Author: 王越 | Hits:

[Other resourcepwm_VerilogHDLV1.1

Description: 本软件在CPLD上实现数字PWM控制,用Verilog HDL语言编写,在MAX PLUS II调试成功,可用-the software on the CPLD digital PWM control, using Verilog HDL language, MAX PLUS II in debugging success can be
Platform: | Size: 232453 | Author: wjz | Hits:

[Other resourceshuzizhong05

Description: MAX+plus II 9.23 Baseline-MAX plus Baseline II 9.23
Platform: | Size: 258044 | Author: 冬海 | Hits:

[Other resourceDigitalClockVHDL

Description: 多功能电子时钟的VHDL源代码。使用MAX+PLUS II进行编译。该文档有详细的说明和程序注释。-VHDL source code. Use MAX PLUS II computer. The document is described in detail in the Notes and procedures.
Platform: | Size: 84617 | Author: wangyiran | Hits:

[Other resourceCPLDxiaoche

Description: 智能机器小车主要完成寻迹功能,由机械结构和控制单元两个部分组成。机械结构是一个由底盘、前后辅助轮、控制板支架、传感器支架、左右驱动轮、步进电机等组成。控制单元部分主要由主要包含传感器及其调理电路、步进电机及驱动电路、控制器三个部分。本设计的核心为控制器部分,采用Altera MAX7000S系列的EPM7064LC84-15作主控芯片。CPLD芯片的设计主要在MAX+plusⅡ10.0环境下利用VHDL语言编程实现。驱动步进电机电路主要利用ULN2803作为驱动芯片。 -intelligent machines trolley track of the major functions by mechanical structure and control modules of two components. Mechanical structure is a chassis, after supporting wheels, the control panel stent, sensors stent, driving wheel around, Stepper motors, and other components. Some of the main control unit from the mainly contains sensors and conditioning circuits, and stepper motor drive circuit, the controller of three parts. The design for the core controller, Altera MAX7000S the EPM7064LC84-15 for the control chip. CPLD chip design mainly in MAX II plus 10.0 environment using VHDL programming. Stepper motor driver circuit using mainly driven ULN2803 chip.
Platform: | Size: 1369 | Author: lili | Hits:

[ApplicationsC_10

Description: VHDL实例,在MAX+Plus+II下开发-VHDL example, the MAX II Plus under development
Platform: | Size: 1280325 | Author: 孙庆波 | Hits:

[Other resourceCHENGFAQI

Description: 本源码是高速并行乘法器的设计源码,开发软件为MAX+PLUS.输入为两个带符号的二进制数-the source is a high-speed parallel multiplier design source, development of software for MAX PLUS. with the importation of two symbols of binary -
Platform: | Size: 980 | Author: 朱冬梅 | Hits:

[OtherMaxPlusII

Description: Designing with MAX+PLUS
Platform: | Size: 905503 | Author: 陈宏 | Hits:

[Other resourceElectronwatch

Description: This a vhdl programme for realise an electron watch by max-plus II. The function includes time showing and time setting. It may be extended to other functions like alarming clock and so forth.
Platform: | Size: 1584 | Author: 施红希 | Hits:

[Other resourceSystemOfTaxiFeeBasedOnVerilogHDL

Description: 摘 要:以上海地区的出租车计费器为例,利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。源程序经MAX+PLUS Ⅱ软件调试、优 化,下载到EPF1OK10TC144—3芯片中,可应用于实际的出租车收费系统。 关键词:Verilog HDL;电子自动化设计;硬件描述语言;MAX+PLUSⅡ
Platform: | Size: 212295 | Author: 杨轶帆 | Hits:

[Otherf_add

Description: 本文件包是在MAX+plus II 软件环境下实现半加器的逻辑功能
Platform: | Size: 11799 | Author: 罗理平 | Hits:

[Otherh_adder

Description: 本文件包是在MAX+plus II 软件环境下实现全加器的逻辑功能
Platform: | Size: 13185 | Author: 罗理平 | Hits:

[Othermendianlu

Description: 本文件包是在MAX+plus II 软件环境下验证门电路的逻辑功能
Platform: | Size: 12457 | Author: 罗理平 | Hits:

[Othercount

Description: 本文件包是在MAX+plus II 软件环境下实现计数器的逻辑功能
Platform: | Size: 58335 | Author: 罗理平 | Hits:

[Other1_061227123744

Description: max plus的入门与应用,适合初学者对max plus ii有一个感性的认识
Platform: | Size: 237140 | Author: da | Hits:

[Other resourceMAX+PLUS

Description: 看看一步一步学听好的挺简单的适合出学的看一步一步学听好的挺简单的适合出学的
Platform: | Size: 448038 | Author: yy | Hits:

[Embeded-SCM DevelopEDA12

Description: EDA技术应用.用QUARTUES II 实现EDA技术实验操作,类似于精典的MAX+PLUS
Platform: | Size: 3999277 | Author: 曾伟 | Hits:

[Other resourcetaxi-vhdl

Description: 出租车计费器 硬件描述语言 出租车计费器 MAX+PLUS软件 数字系统
Platform: | Size: 48424 | Author: aneeee | Hits:

[Other resourceVHDLandDigitalCircuitDesign

Description: 本书系统地介绍了一种硬件描述语言,即VHDL语言设计数字逻辑电路和数字系统的新方法。这是电子电路设计方法上一次革命性的变化,也是迈向21世纪的电子工程师所必须掌握的专门知识。本书共分12章,第l章---第8章主要介绍VHDL语言的基本知识和使用VHDL语言设计简单逻辑电路的基本方法;第9章和第10章分别以定时器和接口电路设计为例,详述了用VHDL语言设计复杂电路的步骤和过程;第11章简单介绍了VHDL语言93版和87版的主要区别;第12章介绍了MAX+plus II的使用说明。 本书以数字逻辑电路设计为主线,用对比手法来说明数字逻辑电路的电原理图和VHDL语言程序之间的对应关系,并列举了众多的实例。另外,还对设计中的有关技术,如仿真、综合等作了相应说明。本书简明扼要,易读易懂。它可作为大学本科和研究生的教科书,也可以作为一般从事电子电路设计工程师的自学参考书。
Platform: | Size: 18692919 | Author: qinlei | Hits:
« 1 2 34 5 6 7 8 9 10 »

CodeBus www.codebus.net